A multiplexing architecture for mixed-signal CMOS fuzzy controllers
Limits to precision impose limits to the complexity of analog circuits, hence fuzzy analog controllers are usually oriented to fast low-power systems with low-medium complexity. This paper presents a strategy to preserve most of the advantages of an analog implementation, while allowing a marked increment in system complexity.
Introduction: Because analog fuzzy controllers operate in fully parallel mode, they are well suited for applications that require high operation speed. However, the most complex monolithic analog controller chips reported to date feature 13-rule at 3-input [1] and 16-rule at 2-input [2] − much smaller than the up to 100-rule and 4-input reported for digital chips [3] .
A major obstacle to increasing the complexity of fully-analog controller chips is the existence of global computation nodes where the errors caused by the rule antecedent circuits are aggregated; for instance, the centre of gravity is evaluated in such a node. This obstacle is specially pertinent for those architectures based on lattice partitions of the universe of discourse because these partitions (otherwise advantageous for control applications [4] ) make the rule count increase exponentially with the input count. Thus, the accumulated error increases exponentially as well, and the system architecture may become unfeasible even for low numbers of inputs. This paper presents a novel mixed-signal controller chip architecture which maintains the fully-parallel operation feature of analog chips but obtains the accumulated error independent of the number of rules. It takes advantage of the fact that each fuzzy rule influences the system output only inside a local, limited region of the universe of discourse.
Consequently, the universe of discourse can be split into sub-regions and the output for each sub-region can be calculated by only evaluating a reduced number of fuzzy rules (called active rules [5] ). This number is the same for each sub-region, but the corresponding rule parameters differ from one region to another. Our proposal implements this reduced number of rules by a low-dimension programmable analog processor, and employs multiplexing to cover the entire universe of discourse. On chip digital circuits are employed for multiplexing and for programmability.
Architecture and Functional Description:
Consider the bi-dimensional lattice partition in • A/D Converters: Their function is to encode the interpolation interval associated with the current input. There are , one per input, with a resolution equal to the next superior integer , i.e. . Thus, this battery of converters provides a word of bits that drives the interval selector block and the digital memory block.
• Interval Selector: It selects a set of voltage values to drive the analog core and, thus, makes it implement the active membership functions.
• Digital Memory: It selects the active singleton programming values that configure the rule block of the analog core consequents of the active rules. These are digital words of as many bits as needed to encode the required set of singleton values. • Analog Core: It performs the fuzzy computation having a set of programming inputs which are driven by the interval selector and the digital memory blocks. These inputs set up the analog core to work with the rule set that determines the system output, which means specifying the membership functions associated with the rule antecedents as well as the singleton values related to the consequents.The internal architecture of the analog core is the same as for the fuzzy controller in [2], but just rules are needed here, and only two membership functions per input.
Results and conclusions:
An example 64-rule, 2-input, 4-bit singleton controller ( , and ) has been designed in a CMOS 0.7μm technology to demonstrate the viability of the proposed architecture.
High-speed flash A/D converters are used for interval encoding. The poly-silicon resistor array used to generate the converter thresholds is also exploited to generate the interval selector voltages. Thus, this latter block includes only analog switches and some logic. The memory block is designed carefully so that the data are put in the singleton programming bus in the proper order − necessary to reduce the memory size by a factor of . Finally, the 4-rule 2-input processing core is constructed by using building blocks similar to those presented in [2]. while the number of rule blocks is for the fully-analog one, it is only for the new one. The larger the ratio the more advantageous and less error-prone is the new architecture as compared to a fully-analog one. Thus, while the circuit in [2] (designed in a 1μm technology) comprises 16rules with 470ns delay, 8.6mW power consumption and 1.6mm 2 area, the example controller implements 64rules with almost the same delay, 16mW power and only 1mm 2 area. '96, pp. 156-159, Sept. 1996 . y* (volts) x 1 (volts) y (μA) 
